

E.G.S. PILLAY ENGINEERING COLLEGE

(An Autonomous Institution, Affiliated to Anna University, Chennai) Nagore Post, Nagapattinam – 611 002, Tamilnadu. Rev.0 COE/2017/QB

DIGITAL ELECTRONICS								
Acade	emic Year :	2021-2022	Ouestion Bank Programme B.E - EEE					
Year /	Semester II / III Question Bank Course Coordinator: Dr. V.Mohan							
Course Objectives		ctives	Course Outcomes					
1. To study the fundamentals of digital systems, programmable logic devices and logic families.			On the successful completion of the course, students will be able to CO1: Solve digital system problems using number systems, binary codes, logic gates, Boolean algebra and Karnaugh Map (K3)					
2. To design and implement combinational logic circuits.			CO2: Construct combinational logic circuits using logic gates and multiplexers (K3)CO3: Build synchronous sequential logic circuits using excitation table, stable table and state					
3. To design and implement synchronous and asynchronous sequential logic circuits.			diagrams (K3)CO4: Construct asynchronous sequential logic circuits using flow table, transition table, state assignment and state reduction techniques (K3)CO5: Implement Boolean functions and combinational logic circuits using memories,					, state nories,
		MODU	LE 3: SYNCHRONOUS SEOUEN	TIAL LOGIC CIRCUITS				
CO3:	Build synchronou	is sequential logi	c circuits using excitation table, stab	le table and state diagrams (I	K3)			
S.No			Questions			Mark	COs	BTL
1	a) 4 b) 3 c) 10 d) 2	moer of mp-nop.		Junici 13		1	5	2
2	2 The terminal count of a modulus-11 binary counter is a) 1010 b) 1000 c) 1001 d) 1100				1	3	2	
3	If the input to T-: (A) 1000 Hz (B) 500 Hz (C) 333 Hz (D) 12.5 Hz	flipflop is 100 Hz	signal, the final output of the three T-	flipflops in cascade is		1	3	2
4	A cascade of thre (A) 5 (B) 25 (C) 125 (D) 625	ee identical modul	lo-5 counters has an overall modulus o	f		1	3	2
5	 Which of the foll a) Multiple b) Decode: c) Counte d) Full add 	lowing is a sequer exer r r ler	ntial circuit?			1	3	1

6	What does the following logic diagram represent?	1	3	2
	a) Synchronous Counter b) Ripple Counter c) Combinational Circuit d) Mod 2 Counter			
7	A 4-bit synchronous counter uses flip-flops with propagation delay times of 15 ns each. The maximum possible time required for change of state will be (A) 15 ns (B) 30 ns (C) 45 ns (D) 60 ns	1	3	2
8	On a J-K flip-flop, when is the flip-flop in a hold condition? a) J = 0 , K = 0 b) J = 1, K = 0 c) J = 0, K = 1 d) J = 1, K = 1	1	3	2
9	What does the circle on the clock input of a J-K flip-flop mean? a) Level enabled b) Positive edge triggered c) negative edge triggered d) Level triggered	1	3	1
10	 The term synchronous means	1	3	1
11	 What is the maximum possible range of bit-count specifically in n-bit binary counter consisting of 'n' number of flip-flops? a) 0 to 2ⁿ b) 0 to 2ⁿ + 1 c) 0 to 2ⁿ - 1 d) 0 to 2^{n+1/2} 	1	3	2
12	The symbols on this flip-flop device indicate DQ CLKQ Q	1	3	2
13	What is one disadvantage of an S-R flip-flop?	1	3	1

	A. It has no enable input.			
	B. It has an invalid state.			
	C. It has no clock input.			
14	What is the difference between a ring shift counter and a Johnson shift counter?	1	3	1
		1	0	-
	A. There is no difference.			
	B. A ring is faster.			
	C. The feedback is reversed.			
15	A ring counter consisting of five Flip-Flops will have	1	3	2
15	A mig counter consisting of nye r np r lops will have	1	5	2
	(A) 5 states			
	(B) 10 states			
	(C) 32 states			
16	(D) Infinite states.	1	2	2
10	A positive edge-triggered D hip-hop will store a 1 when	1	3	2
	a) The D input is HIGH and the clock transitions from HIGH to LOW			
	b) The D input is HIGH and the clock transitions from LOW to HIGH			
	c) The D input is HIGH and the clock is LOW			
15	d) The D input is HIGH and the clock is HIGH			-
1/	1 o operate correctly, starting a ring shift counter requires:	1	3	2
	A. clearing all the flip-flops			
	B. presetting one flip-flop and clearing all others			
	C. clearing one flip-flop and presetting all others			
	D. presetting all the flip-flops			
18	Ripple counters are also called	1	3	1
	a) SSI counters			
	b) Asynchronous counters			
	d) VLSI counters			
19	The current state $Q_A Q_B$ of a two JK flip-flop system is 00. Assume that the clock rise-time is much smaller	1	3	3
	than the delay of the JK flip-flop. The next state of the system is			
	5 V			
	(A) 00			
	(B) 01			
	(C) 11			
20	(D) 10 $(1 + 1)^{-1}$	1	2	2
20	Assume a 4-bit ripple counter has a failure in the second hip-hop such that it flocks up . The third and fourth	1	3	Z
	Suges win			
	a) Continue to count with correct outputs			
	b) Continue to count but have incorrect outputs			
	c) Stop counting			
01	d) Turn into molten silicon		2	2
21	If a 10-bit ring counter has an initial state 1101000000, what is the state after the second clock pulse?	1	5	2
	a) 1101000000			
	b) 0011010000			
	c) 110000000			
	d) 0000000000			

22	In a 4-bit Johnson counter sequence, there are a total of how many states, or bit patterns?	1	3	2
	a) 1 b) 3 c) 4 d) 8			
23	High speed counter is a) Ring counter b) Ripple counter c) Synchronous counter d) Asynchronous counter	1	3	1
24	 A flip-flop can be constructed with two NAND gates or with	1	3	1
25	 What is the function of a buffer circuit? A. to provide an output that is inverted from that on the input B. to provide an output that is equal to its input C. to clean up the input D. to clean up the output 	1	3	1
26	The ripple counter shown in figure is made up of negative edge triggered J-K flip-flops. The signal levels at J and K inputs of all the flip flops are maintained at logic 1. Assume all the outputs are cleared just prior to applying the clock signal. The module no. of the counter is: Image: CLK interval in the image of the clock signal clock s	2	3	3
27	An eight stage ripple counter uses a flip-flop with propagation delay of 75 nanoseconds. The pulse width of the strobe is 50ns. The frequency of the input signal which can be used for proper operation of the counter is approximately. (A) 1 MHz (B) 500 MHz (C) 2 MHz (D) 4 MHz	2	3	3
28	The shift register shown in figure is initially loaded with the bit pattern 1010. Subsequently the shift register is clocked, and with each clock pulse the pattern gets shifted by one bit position to the right. With each shift, the bit at the serial input is pushed to the left most position (msb). After how many clock pulses will the content of the shift register become 1010 again?	2	3	3



31	A 12 MHz clock frequency is applied to a cascaded counter containing a modulus-5 counter, a modulus-8 counter, and a modulus-10 counter. The lowest output frequency possible is	2	3	3
	a) 10 kHz			
	b) 20 kHz			
	c) 30 kHz d) 60 kHz			
32	Choose the correct one from among the alternatives A, B, C, D after matching an item from Group 1 with the	2	3	2
	most appropriate item in Group 2.			
	Group1			
	P. shift register			
	R. Decoder			
	Crown 2			
	1. Frequency division			
	2. Addressing in memory chips			
	3. Serial to parallel data conversion			
	B P-3, Q-1, R-2			
	C P-2, Q-1, R-3			
	P -1 0-3 P-2			
	Answer: B			
33	Five JK flip - flops are cascaded to form circuit shown in figure. Clock pulses at a frequency of 1 MHz are	2	3	3
	applied as shown. The frequency (in kHz) of the waveform at Q_3 is			
	$\begin{array}{c c c c c c c c c c c c c c c c c c c $			
	clock ExamSide.Com			
	a) 500 kHz b) 62 5 kHz			
	c) 250 kHz			
34	d) 125 kHz When the output Y in the circuit below is '1' it implies that data has	2	3	3
51		2	5	5
	Clock			
	c) Changed from 0.45 1			
	a) Changed from 0 to 1 b) Changed from 1 to 0			
	c) Not changed			
	a) Changed in either direction			

