

E.G.S. PILLAY ENGINEERING COLLEGE

(An Autonomous Institution, Affiliated to Anna University, Chennai) Nagore Post, Nagapattinam – 611 002, Tamilnadu. Rev.0 COE/2017/QB

DIGITAL ELECTRONICS							
Acade	mic Year :	2021-2022	Question Bonk	Programme	B.E - EEE		
Year /	Semester :	II / III	Question Bank	Course Coordinator:	Dr. V.Mohan		
Course Objectives			Course Outcomes				
 To study the fundamentals of digital systems, programmable logic devices and logic families. To design and implement combinational logic circuits. To design and implement synchronous and asynchronous sequential logic circuits. 			Course ourcomesOn the successful completion of the course, students will be able toCO1: Solve digital system problems using number systems, binary codes, logic gates, Boolean algebra and Karnaugh Map (K3)CO2: Construct combinational logic circuits using logic gates and multiplexers (K3)CO3: Build synchronous sequential logic circuits using excitation table, stable table and state diagrams (K3)CO4: Construct asynchronous sequential logic circuits using flow table, transition table, state assignment and state reduction techniques (K3)CO5: Implement Boolean functions and combinational logic circuits using memories, programmable logic devices and logic families (K3)				
<i></i>	MODULE	5: MEMORY	DEVICES, PROGRAMMABLE I	LOGIC DEVICES AND LO	OGIC FAMILIE	S	
CO5: (K3)	Implement Boole	an functions and	d combinational logic circuits using	g memories, programmable	logic devices and	logic fa	imilies
S.No			Questions		Mark	COs	BTL
2	a) PAL b) PLA c) APL d) PPL When both the A a) PAL b) PPL c) PLA d) APL	ND and OR are p	programmable, such PLDs are known a	as	1	5	1
3	The full form of a) Erasable Electrically E b) Electrically E c) Electrically Er d) Electrically Er PLA is used to in	EEPROM is rically Programm crasable Program casable Programm casable Programm nplement	nable ROMs nmable ROMs ning ROMs ned ROMs		1	5	1
5	 a) A complex sequence b) A simple sequence c) A complex condition d) A simple complex condition The digital logic 	uential circuit ential circuit mbinational circ binational circuit family which has	the lowest propagation delay time is		1	5	1
6	(A) ECL (B) TTL (C) CMOS (D) PMOS Which of the mer	mory is volatile n	nemory		1	5	1

	(A) ROM			
	(B) RAM			
	(C) PROM			
- 7	(D) EEPROM	1	5	1
/	EPROM contents can be erased by exposing it to	1	5	1
	a) Illtraviolet ravs			
	b) Infrared rays.			
	c) Burst of microwaves.			
	d) Intense heat radiations.			
8	The inputs in the PLD is given through	1	5	1
	a) NAND gates			
	b) OR gates			
	c) NOR gates			
9	The difference between a PAL $\&$ a PLA is	1	5	2
		1	5	2
	a) PALs and PLAs are the same thing			
	b) The PLA has a programmable OR plane and a programmable AND plane,			
	while the PAL only has a programmable AND plane			
	c) The PAL has a programmable OR plane and a programmable AND plane, while the			
	PLA only has a programmable AND plane			
- 10	d) The PAL has more possible product terms than the PLA			
10	Which family of devices has the characteristic of preventing saturation during operation?	1	5	1
	A. IIL B. MOS			
	$\frac{1}{1}$ $\frac{1}{1}$			
	D. IIL			
11	Which of the following is the fastest logic?	1	5	1
	(A) TTL			
	(B) ECL			
	(C) CMOS			
10			~	1
12	Which type of unipolar logic family exhibits its usability for the applications requiring low power	1	5	1
	consumption?			
	a PMOS			
	h NMOS			
	c. CMOS			
	d. All of the above			
13	CMOS refers to	1	5	1
	a) Continuous Metal Oxide Semiconductor			
	b) Complementary Metal Oxide Semiconductor			
	c) Centred Metal Oxide Semiconductor			
14	a) Concrete Metal Oxide Semiconductor	1	5	1
14		1	5	1
	a) the number of outputs connected to gate without any degradation in the voltage levels			
	b) the number of inputs connected to gate without any degradation in the voltage levels			
	c) the number of outputs connected to gate with degradation in the voltage levels			
	d) the number of inputs connected to gate with degradation in the voltage levels			
15	Fan-in and Fan-out are the characteristics of	1	5	1
	a) Registers			
	b) Logic families			
	c) Sequential Circuits			
16	a) Combinational Circuits	1	5	1
10		1	5	1

	A. 4 bytes			
	B. 8 bytes			
	C. IU bytes			
17	D. 12 bytes	1	5	1
1/	Select the statement that best describes Read-Only Memory (ROM).	1	5	1
	A nonvolatile used to store information that changes during system operation			
	B nonvolatile used to store information that does not change during system operation			
	C volatile, used to store information that changes during system operation			
	D volatile, used to store information that does not change during system operation			
18	How many $\frac{2K \times 8}{2K}$ ROM chips would be required to build a 16K \times 8 memory system?	1	5	2
10		1	C	-
	A. 2			
	B. 4			
	C. 8			
	D. 16			
19	How many storage locations are available when a memory device has 12 address lines?	1	5	2
	A. 144			
	B. 512			
	C. 2048			
	<mark>D. 4096</mark>			
20	Which is the most commonly used logic family	1	5	1
	a. ECL			
	b. TTL			
	c. CMOS			
	d. PMOS			
21	TTL uses	1	5	1
	a. Multi emitter transistor			
	b. Multi collector transistor			
	c. Multi base transistor			
	d. Multi emitter or multi collector transistor			
22	How many address bits are required to represent a 32 K memory?	1	5	2
	(A) 10 bits.			
	(B) 12 bits.			
	(C) 14 bits.			
	(D) 16 bits.			
23	Which of the following memories stores the most number of bits?	1	5	2
	(A) a 5M X 8 memory.			
	(B) a 1M X16 memory.			
	(C) a 5M X4 memory.			
	(D) a 1M X12 memory.			
24	Select the best description of the fusible-link PROM.	1	5	2
	1. user programmable, reprogrammable			
	2. user programmable, one-time programmable			
	5. manufacturer programmable, one-time programmable			
25	4. manufacturer programmable, reprogrammable	1	5	1
25	which of the following logic family has the complementary outputs?	1	5	1
	a) NIL b) DTI			
	C) ECE d) TTI			
26	U) IIL A measuremental logic array (DLA) is shown in the figure. The Deplete function Directory of the	2	F	2
20	A programmable logic array (PLA) is snown in the figure. The Boolean function F implemented is	2	Э	5





32	The figure (a) shows the schematic diagram and figure (b) shows the equivalent switching circuit of a gate using NMOS. The circuit represents a	2	5	3
	+V _{DD} +V _{DD}			
	Î			
	Output			
	A94Q1 B94Q2			
	(a) (b)			
	a) OR b) NAND			
	c) AND			
33	How many address bits are needed to operate a 2K * 8-bit memory?	2	5	2
	a) 10			
	b) 11			
	d) 13			
34	What is the bit storage capacity of a ROM with a 1024×8 organization?	2	5	2
	a) 1024			
	b) 4096 c) 2048			
	d) 8192			
35	Suppose that a certain semiconductor memory chip has a capacity of $8K \times \frac{8}{8}$. How many bytes could be stored in this device?	2	5	2
	a) 8,000 b) 65,536			
	c) 8,192			
	d) 64,000			